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Povzetak
Namen magistrskega dela je predstaviti koncept prilagodljivega krmiljenja na-
klona preklopnnje napetosti v pretvorniku DC-DC in njegovo izvedbo v mesˇanem
integriranem vezju. DC-DC pretvorniki postajajo vse pogostejˇsi v SoC (System
on Chip) aplikacijah zaradi njihovih lastnosti in zmogljivosti. DC-DC pretvor-
niki omogocˇajo visok izkoristek, majhno sˇtevilo zunanjih elektricˇnih komponent
in potrebujejo majhno povrsˇino za realizacijo na cˇipu. Zaradi omenjenih karak-
teristik se vedno bolj uporabljajo v mnogih nizko-napetostnih SoC aplikacijah v
avtomobilski industriji.
Glavni cilj dela je bila realizacija pretvornika, ki omogocˇa adaptivno vode-
nje izhodne napetosti v celotnem obsegu DC-DC pretvornika. Pretvornik mora
zagotavljati pravilno delovanje tudi pri uporabi zunanjih MOSFET tranzistor-
jev, ki prihajajo od razlicˇnih proizvajalcev. DC-DC pretvornik mora zagotoviti
visoko frekvenco preklapljanja, cˇe zˇelimo dosecˇi visok izkoristek, hkrati pa je po-
trebno zagotoviti, da elektromagnetne emisije (EME) ob preklopih ne presezˇejo
zahtevanih ravni. Obstaja veliko razlicˇnih pristopov k resˇevanju tega problema.
Za zmanjˇsanje elektromagnetnih emisij lahko uporabimo EMI-filtre in posebne
tehnike na PCB ravni. Nasˇ cilj pa je bil zmanjˇsanje EME zˇe v fazi nacˇrtovanja
integriranega vezja.
Glavni poudarek magistrskega dela je raziskati koncept adaptivnega vode-
nja
”
gate“ napetosti DC-DC buck pretvornika z razlicˇnimi zunanjimi MOSFET
tranzistorji. Na podlagi zahtev bomo poziskusili dosecˇi niske emisije zˇe tekom
nacˇrtovalskega postopka z uporabo kombinacije analognih in digitalnih (AMS)
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vezij/tehnik. Koncˇna resˇitev vsebuje kontrolno logiko, ki jo realizira digitalno
vezje, in analogno vezje, ki vsebuje krmilnik
”
driver“ in zakasnilno celico
”
analog
delay“.
Vsebina magistrskega dela bo predstavljena v sledecˇem zaporedju. V pr-
vem poglavju bomo predstavili concept EMC (Elektromagnetic compatibility) in
razlozˇili, zakaj je potrebno razviti proizvod, ki uposˇteva EMC predpise. Ravno
tako bomo raziskali vzroke za nastanek elektromagnetnih emisij v integriranih
vezjih, kjer bomo kot primer uporabili “switched mode power supply” aplika-
cijo, pod katero spada tudi DC-DC buck pretvornik. V drugem poglavju bomo
predstavili dva koncepta, ki izpolnjujeta predhodno navedene zahteve. Koncˇni
koncept prilagodljivega goninlnika bo predstavljen v tretjem poglavju, kjer je kot
vmesnik med kontrolnim blokom in prilagodljivim krmilnikom (driver), upora-
bljen napetostni preklopni ”Level Shifter”, ki prilagaja napetosti med krmilnim
blokom in prilagodljivim krmilnikom. Predstavljeni bodo vsi izdelani bloki ter
njhova funkcionalnost. Na koncu bodo predstavljeni spektralni diagrami elektro-
magnetnih emisij in primerjava emisij pretvornikov med adaptivnim in fiksnim
preklaplanjem. V zakljucˇku sledijo ugotovitve in predstavitev smernic za nadalj-
nji razvoj.
Key words: : EMC (Elektromagnetic compatibility), DC-DC pretvornik, sin-
hroni “buck” pretvornik, analogno nacˇrtovanje, EMI (Electromagnetne motnje),
VHDL nacˇrtovanje, SoC (Sistem na Cˇipu), EME (electromagnetne emisije), EMC
predpisi
Abstract
The scope of this master thesis was to introduce and implement, a new concept
for adaptive (dv/dt control) control of the slope of the switching node voltage in
DC-DC Buck converter. The DC-DC Buck converter applications are becoming
part of many SoC (System on Chip) applications because of their characteristics
and performances. Some valuable features of the Buck converters are: their
high efficiency factor, small number of external electronic components and small
area. The before mentioned features are the main reason why Synchronous Buck
converters are used in many low-voltage automotive SoC applications.
The main focus of this thesis, was to create an adaptive control over the slope
of the switching node voltage in DC-DC converter, which is using several types
of external transistors from different vendors. The two main requirements were
to keep the switching frequency high (in order to achieve high efficiency) and
to reduce the conducted EME (Electromagnetic Emissions) generated from the
switching activity of the Buck converter. There are many existing techniques
for reducing the electromagnetic emissions like EMI-filters, special PCB design
techniques etc., that can be used to minimize the EME of the power converter
application, but in our approach our goal was to reduce the conducted EME du-
ring the design. The third important requirement was to have adjustable control
driver that can control a synchronous DC-DC Buck converter which can use seve-
ral different types of the external MOSFET devices. This means that the control
driver should work properly for all chosen external MOSFET devices.
Considering the requirements we have implemented an adaptive driver control
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which should provide a reduction of the EME and improve the efficiency. The
solution presents a Mixed-Signal design. It employs a control logic, which needs
to be implemented as a digital logic block, and an analog part, which needs to
be implemented with programmable driver and analog delay block.
The work of this master thesis is divided in several chapters. First we will
highlight some important topics from the EMC (Electromagnetic Compatibility)
and why it is important to design a product that satisfies the international regu-
lations concerning EMC standards. In Chapter 1 we will also explain what the
sources of the Electromagnetic emissions in Integrated circuits are, especially in
the Switched Mode Power Supply applications like Synchronous Buck converter.
In Chapter 2, we will introduce two proposed concepts that were investigated
in this master thesis work which fulfil the given requirements. Also, some com-
parative analysis between the already existing concepts and the proposed ones
will be given. Chapter 3 describes the implementation of the necessary blocks
which are needed for the proposed concepts. The proposed concepts are consi-
sting of Control Logic block and Adaptive Driver block. The connection between
the control block and the adaptive driver is achieved with a Level Shifter which
adapts the voltage levels between the control block and the adaptive driver. In
this chapter the implementation of the Adaptive driver block and Level Shifter
block will be given. The implemented blocks will be presented together and their
functionality will be checked in the concept’s test bench.
Out of the control block, a FSM (Final State Machine) state diagram will be
created and presented here. It will be used in the future work for the Digital
design. At the end of Chapter 3, the spectrum diagrams for the electromagnetic
conducted emissions are presented. Some comparative analysis between adaptive
switching mode (including the proposed concepts) and hard switching mode of
the synchronous Buck converter were also given. At the end the conclusions and
further future work will be given.
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Key words: : EMC (Electromagnetic Compatibility), DC-DC Converters, Syn-
chronous Buck converter, Analog design, EMI (Electromagnetic Interference),
VHDL design, Verilog A, SoC (System On Chip) device, conducted EME (Elec-
tromagnetic Emissions), EMC regulations.
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1 Introduction
1.1 Introduction to Synchronous Buck converter
In this master thesis we are developing a driver for Synchronous Buck conver-
ter. A block diagram of one synchronous Buck converter is presented in Figure
1.1. On the figure we can see a typical schematic diagram of a synchronous-Buck
converter which will be in the focus of this thesis as seen later on. This converter
is converting the input voltage of a DC source to output DC voltage Vout. It has
external power transistors PMOS and NMOS and output filters Lout and Cout.
The external MOSFETs are controlled by a Driver circuit block. A Control Cir-
cuit is providing PWM (Pulse Width Modulation) signal which is needed for the
Driver block. The Control Circuit block senses the Vout signal via a Feedback
line and controls the work of PMOS and NMOS output transistors by controlling
the Driver block. The input voltage that needs to be converted and the output
voltage are sharing the same ground. So, this concept represents a non-isolated
topology. Important parameters in this topology are the duty-cycle, which is
represented by the width of signal called PWM and the switching frequency [7].
When the PWM signal has high value, the PMOS transistor is ON and the
input DC voltage is applied directly on the coil Lout. In this phase the coil Lout is
charging with current. During this time the NMOS must be in OFF-state. The
current through the Lout is rising by linear law because we have constant voltage
applied on it. When the PWM goes down during the switching period, the PMOS
transistor is in OFF-state and the NMOS transistor is in ON-state. The current
7
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Figure 1.1: Block diagram of Synchronous-Buck converter [7]
which is accumulated in the Lout during the time when PWM is high now flows
though the Cout and Rl load of the output on the converter. The current through
the Lout now is decreasing flowing through the Cout, Rl and NMOS transistor.
The time while PMOS is ON is called Ton and when NMOS is OFF is called
Toff , while Ts presents the time of one switching cycle. If the current which is
flowing through the Lout, the current (IL) is always greater than zero, then we
can say that the converter works in Continuous Current Mode (CCM). If this
is not the case then the converter works in Discontinues Current Mode (DCM).
In our design application the Synchronous Buck converter works in CCM mode,
which means that IL > 0 all the time [7]. The waveform of the PWM signal, the
drain currents of the NMOS and PMOS, the output voltage and the voltage in
the switching node are presented in Figure1.2.
In this converter the output voltage is directly dependent on the Duty-cycle
(D) and the time Ton. The output voltage Vout is calculated by:
Vout = Vinput ∗D[7] (1.1)
The duty-cycle D is less than 1 and it is calculated as a ratio between the time
when the PWM signal is high (Ton) and the time which is needed for one conver-
sion period (Ts).
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D =
Ton
Ts
[7] (1.2)
The time Toff is calculated by the equation:
Toff = Ton ∗ (1−D)[7] (1.3)
From Figure 1.2 we can see that the Inductor current is changing between some
min to max value. The mean value of this waveform represents the applied
output load on the converter. On the last waveform from Figure 1.2, we can see
the simplified ideal version of the Vsw voltage and Vout output voltage. Cout and
Lout represent a LC filter (low-pass filter network) which needs to provide only
the DC voltage to the output of the converter. This LC filter passes the DC
component of the Vsw waveform, which can be seen from the last waveform in
Figure 1.1.
The main role of the digital Control Circuit in this topology is to provide the
correct switching activity control on the PMOS and NMOS device and prevent
direct current flowing from the input voltage to the ground through the PMOS
and NMOS in the same time. In order to avoid this event, the so-called dead-time
conduction event is introduced. This time represents the time when both PMOS
and NMOS are OFF. If the dead-time is not optimized then the body diode of the
NMOS/PMOS starts to conduct to guarantee the continuous flow of the current
[7].
The voltage waveform of the switching node in Synchronous Buck converter
can be simply represented as a train pulse signal. Because of the switching activity
this pulse is repeatable in every switching cycle. The width of this pulse depends
on the time duration for the PWM signal. This signal is provided from the
Control Circuit block seen in Figure 1.2.
Since we can have different duration of the PWM signal (i.e. different duty
cycle), the voltage waveform of the switching node can be represented with train
pulse signals with different duration as seen in Figure 1.3. For the signal pulse
10 Introduction
Figure 1.2: Signals from the ideal model of synchronous Buck converter in a
steady state [7]
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Figure 1.3: Simplified representation of switching node voltage waveform for two
different time duration of the pulses [1]
we can introduce a time which is needed for the pulse to switch from low level
to high level and vice versa. In Figure 1.3 we have a representation of two
different switching node voltage waveform with different time duration of the
pulses (D1 > D2).
Another representation of a pulse train signal is in frequency domain. Any
pulse can be disassembled into its spectral components by using Fourier transfor-
mation, that form its frequency spectrum. The spectrum of the pulse strongly
depends on the properties of the pulse: the width of the pulse, the amplitude as
well as the falling time and rising time of the edges of the pulse [11]. The effects
of these parameters on the spectral bounds of the signal are shown in Figure
1.4. If the rising and falling edges of the pulse last shorter, then the frequency
spectrum of the signal has more high frequency spectral components. As we can
see in Figure 1.4 the pulse width defines the first break-point on the diagram
f0/(pi ∗D1). On the other hand, the second break-point is influenced by the ri-
sing and falling time of the edge of the digital pulse. If we change the rising and
falling time of the edges of the pulse, then we are changing the second break in
the spectral bounds. If the falling and rising times are shorter, then we have more
high frequency components present in the spectrum of the signal. If we reduce
12 Introduction
Figure 1.4: Representation of the spectral bounds for two pulses with different
duty cycles and the same rising and falling edge times [1]
the switching frequency of the signal, then we will move the first break towards
the lower frequencies. In Figure 1.4 the duty cycle D2 is smaller than D1, but
the first break point of the signal with smaller duty cycle D2 is moving towards
higher frequencies [11]. As can be seen in Figure 1.4, by reducing the duty cycle
of the digital pulse (D2 < D1) the starting level is reduced (2AD2 < 2AD1).
The high frequency components in the spectrum of the pulse waveform signal
are very important, because they can cause so-called EME (Electromagnetic
Emissions) that can affect the surrounding electronic devices. Electromagnetic
emissions, can be seen as a transfer of electromagnetic energy from one device
(source) to another device (receiver). The transfer of this energy in some cases is
useful, but in some cases it is interpreted as an interference [1].
Let us take one example of a transfer from one AM-radio transmitter to AM-
radio receiver. The AM-radio transmitter device has specific working band of fre-
quency in which it operates. If we want to receive the information from this device
we must set up the AM-radio receiver on certain frequency. In this example we
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would like intentionally to receive the information from the AM-radio transmitter
and we are doing intentionally interference in order to get the transmitted infor-
mation from that device. In this example the transfer of electromagnetic energy
is useful. The receiving of electromagnetic energy can be also unintentional. In
another example, unintentional receive can be done when some digital computer
or some other electronic device will couple with the AM-radio receiver. In this
case the received information, as electromagnetic interference (EMI), can
cause some failure on the device or it can cause some unexpected behavior. In
this case we have an energy transfer that is not useful. Another example is the
case when the digital computer can receive some information from the AM-radio
transmitter due to the EMI and can process the interference as information that
can cause many unexpected actions and sometimes even failures.
In the next subsection we will introduce the switching activity and how the
power MOSFET devices can be used as a switch in the Synchronous DC-DC Buck
converter applications.
1.2 Introduction to Switched Mode Power Supplies
(SMPS) switching activity
The new concepts for power supplies have faster switching rate and shorter rising
and falling edges for the currents and voltages. As a result, the Switched Mode
Power Supplies (SMPS) are becoming more popular nowadays. These power
supplies can be found in most of the electronic devices today, starting from TV
sets, personal computers, DC motor drivers etc. SMPS actually uses the semi-
conductor MOSFET (Metal-Oxide Semiconductor Field-Effect Transistor) device
as a switch during the conversion of the input DC voltage to suitable output DC
voltage.
SPMS can be divided in two consisting parts shown in Figure 1.1: control
circuit (consisting of digital control and driver circuit) and power switching stage
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(consisting of output LC filter and externals MOSFETs(NMOS and PMOS)). The
power switching stage is responsible for changing the input voltage to certain DC
desired voltage on the output. This block has very high efficiency and this is done
by using power MOSFET (Metal-Oxide Semiconductor Field-Effect Transistor)
device as an ideal switch. When the MOSFET is in ON-state, it conducts the
current and has very small voltage drop between the Drain - D and Source -
S pins. When the current is zero that means it acts as an ideal switch which
is in OFF-state. The regulation of the moment when the MOSFET should be
turned-on/off is done by the driver, which is controlled by the control circuit [13].
Power MOSFETs can be used to turn-on/off inductive, capacitive and resistive
loads. In order to fully turn-on the power MOSFET device used as a switch in
SMPS applications, we need to provide a charge which wills turn-on the transistor.
The process of turning-on a MOSFET device used as a switch in SMPS is divided
into three phases as it is presented in Figure 1.5.
When the voltage on the gate is less than the threshold voltage VTH the
transistor is in OFF-state and there is no drain current flowing through the
transistor. When the applied voltage on the gate reaches the threshold voltage
VTH the MOSFET is starting to conduct and ID current starts to flow from drain
to source. In this region (red curve A), the current which flows into the gate
is used to charge the input capacitance of the MOSFET Ciss. This region ends
when we reach Vgp, which is the gate Miller plateau voltage (blue curve point
Vgp). From the moment when the VGS voltage is big enough to reach the gate
plateau level, ID current remains constant. VDS voltage is starting to drop and the
current into the gate is used to charge the reverse transfer capacitance between
gate-drain Crss or Cgd. VGS in this region (region B) stays relatively constant.
With QSW is represent the charge which is needed to bring the transistor from
Off-state to ON-state (at the beginning of the Ohmic region). After passing the
gate plateau if we still increase the VGS, MOSFET is going into Ohmic region
where the ID stays constant and the gate of the transistor is fully charged. In this
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Figure 1.5: Total gate charge needed to turn-on the MOSFET device [8]
region the VGS voltage is increased till the supply driver voltage of the circuit.
If we sum the charges which are under curve A, B and C then we can calculate
the total charge which is stored into the transistor’s Gate during the turning-on
process [8].
The calculations of the times t1, t2, t3 which presents specific periods shown
in Figure 1.5 are given in [9]. Time t1 is the time needed to reach the threshold
voltage form the start time when VGS was zero. Time t2 is the time needed to
bring the VGS voltage into the Gate-Miller plateau level (to turn-on), while the
t3 is the time from the begging of the Gate-Miller plateau till the state when
transistor is entering in Ohmic region. Here some simplified calculations, where
the second orders of the parasitic capacitance are ignored, are given [9].
t1 = RGCiss ln(
1
1− VTH
VGS
)[9] (1.4)
t2 = RGCiss ln(
1
1− Vgp
VGS
)[9] (1.5)
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t3 = RGCgd
VDS
VGS − Vgp [9] (1.6)
In these equations, RG represents the internal resistance of the MOSFET and
external resistance of the gate driver. Ciss represents the input capacitance of
the MOSFET. The formula for calculating RG is:
RG = Rg +Rext (1.7)
where Rg is the internal resistance of the gate inside of the silicon side, while
Rext represents the external resistance that is part of the gate driver circuit [9].
This resistance RG is very important because in combination with the input
capacitance Ciss acts as R-C network and defines the switching-on time t on of
the MOSFET. The input capacitance of the MOSFET Ciss can be calculated
with:
Ciss = Cgs + Cgd (1.8)
where Cgs is the gate-source capacitance and Cgd is the gate-drain capacitance.
During the time t3, as it is presented in Figure 1.5, we have only Cgd present.
That is why the voltage VGS in this period is staying constant and the current that
flows into the gate is used to discharge Cgd capacitor, bringing the VDS voltage
to a very small value.
In Figure 1.6 the diagram for turning-off the MOSFET is presented. Time t4
is the time when we start to decrease the voltage VGS until we reach the gate-
Miller plateau Vgp. The time t5 is a time while the voltage has the value of the
Gate-miller plateau. The last time, t6, represents the time from the end of Miller
plateau. In this period the current Id, starts to decrease till the voltage is VTH ,
when the MOSFET is turned-off.
Similarly as before the equations for the turning-off times can be calculated
[9]. Here are the final formulas for the calculation of these terms:
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Figure 1.6: MOSFET turning-off diagram waveform for Id, Vds and Vgs [9]
t4 = RGCiss ln(
VGS
Vgp
)[9] (1.9)
t5 = RGCgd ln(
VDS
Vgp
)[9] (1.10)
t6 = RGCiss ln(
Vgp
VTH
)[9] (1.11)
Out of the equations provided in [9] and by using the datasheet parameters
we can calculate the turning-on and turning-off times for certain power MOSFET
device.
In Figure 1.8 we can see the capacitive variations characteristics from one
datasheet application note. We can see that for different regions A, B, C, the
Ciss, Coss and Crss capacitances have different values which depend on the voltage
conditions applied between the gate-source and the drain-source. These values
also depend on the geometry of the device [8]. The MOSFET capacitances Ciss,
Coss, Crss are not linear, depending on the bias voltage. Regarding this, the driver
block, which is driving the gate of the transistor, must be capable to deal with
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Figure 1.7: Output characteristic of MOSFET device, taken from datasheet appli-
cation note [8]
these changes and to charge/discharge the input capacitance properly. These
transitions during the turning-on process of a MOSFET device observed from
the output characteristics of our device are shown in Figure 1.7. In Figure 1.7,
with red arrow, the phase when we are turning-on the MOSFET and bringing
it to the Vgp, plateau voltage, is shown. With blue line the transition from
SAT (saturation) to the Ohmic region (green line) is shown.
1.3 Power Losses in Synchronous Buck converters
The main goal of SMPS device is to have less loss, which means big efficiency
factor. That is why we must know very well, what are the sources of losses in order
to optimize and improve the performance in the early stage of the application
design of DC-DC Buck Converter where the Control Circuit block is implemented
as a part of some IC. In general there are several sources for the main power loss
in Buck converter applications:
• Conduction loss in the MOSFET devices (PMOS and NMOS)
• Driver loss (the power loss in the driver circuit which controls the gates of
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Figure 1.8: Capacitive variations of the Ciss, Crss, Coss non-linear capacitance
from datasheet application note [8]
the NMOS or PMOS)
• Inductor loss (power losses in the coil)
• PCB loss (the loss in the printed circuit board)
The conduction loss of the PMOS/NMOS transistor is defined by the current
Irms, which flows through the PMOS/NMOS and its on-resistance Rdson when
the PMOS/NMOS is turned-on. We have another power loss which is presented
during the dead-time delay when both NMOS and PMOS are in OFF-state and
only the parasitic body diode of the NMOS is still conducting. When the status of
the signal PWM is moving from low to high, then first NMOS should be turned-off
and afterwards the PMOS should be turned-on. From the time when the NMOS
is turned-off till the time when PMOS is starting to conduct we have a body diode
conduction of the NMOS [14]. During the body diode reverse recovery time (time
needed to turn-off the body diode) we have power loss.
The losses caused by the Driver are also important to the total efficiency of
the Synchronous Buck converter. This power loss is directly dependent on the
charge which is needed to drive the gate of the NMOS or PMOS transistors.
This process is illustrated in Figure 1.9. We can see from Figure 1.9, when we
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Figure 1.9: Illustration of the driver loss to turn-on/off the MOSFET[10]
want to turn-on the NMOS we must bring charge into the gate of the NMOS and
charge Cgd and Cgs (non-linear parasitic capacitances). Opposite to this, when
we want to turn-off the NMOS we need to discharge the gate of the NMOS. These
processes are presented in Figure 1.10.
Power losses in the coil are related mainly with the operating frequency of the
converter, the dimensions of the coil, the DC loss (loss due to the resistance of
the coil and the coil current) and the peak of the magnetic field Bmax. In reality,
every strip line and connection between the components of the PCB board have
some resistance and inductance. Therefore we can see that the PCB board is also
consuming some amount of the power and has impact on the total efficiency of
the converter [10].
In this thesis, as explained later on, we wanted to achieve an improvement by
using a concept which will control the slope of the switching node voltage and
also to do a minimization of the body diode conduction time of the NMOS when
the PWM signal goes from low to high [10].
In the next subsection we will focus on explaining the need for EMC standards
and regulations. Then we will take an overview of why it is so important to have
in consideration the EMC source in the early phase of the integrated circuits
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Figure 1.10: The process of turning-on the MOSFET (left) and the process of
turning-off the MOSFET (right) [10]
development. Later, we will introduce the EME sources in Integrated circuits
and especially in Synchronous Buck converter applications.
1.4 Introduction to EMC
For some electronic system or device we can say that it is Electroma-
gnetic compatible if it does not cause any EMI (Electromagnetic
interference) to other surrounding electronic devices and also if it is
able to be susceptible to the interference from them [1].
Nowadays we are facing with existence of more and more different types of
electronic devices and the EMC has become a major problem for the design of
each electronic system and device. When we talk about EMC it means that we
must take care about generation, transmission and reception of electromagnetic
energy, which is usually produced by the noisy source and then coupled via some
transmission path to the receiver. The presence of interference is related with
unwanted behavior of one device which is caused by the interference from some
other electronic device. Sometimes it is hard to detect if the interference from
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Figure 1.11: Basic EMC problems:(a) radiated emissions; (b) radiated suscepti-
bility; (c) conducted emissions; (d) conducted susceptibility [1]
the source to the receiver has happened or not.
The transmission of electromagnetic energy from the source to the receiver
can be done via wire or air. In the first case we are speaking about conducted
emissions and in the second case about radiated emissions. Radiated emissions are
related with so called emissions via radiated ”antenna”. For example if we have
some cable which transfers 50 Hz power line and if there is additional presence of
much higher-frequency signals with enough energy in the cable, then these signals
can be radiated via the cable which has a role of transmitting antenna. Also,
the cable can receive some radiated emissions by acting as a receiving antenna
that picks up radiated emissions from the nearby environment. Another type of
emissions is conducted emissions which is caused by direct conduction of metal
conductors. In this master thesis we will be focused only on conducted emissions.
Similarly, the terms radiated susceptibility and conducted susceptibility pre-
sent the properties concerned with the ability of a device to work properly even
if there is some radiated or conducted emissions from other surrounding electro-
nic devices. In Figure 1.11 the illustration of all elaborated four types of EMC
sub-problems is shown. These are: radiated emissions, radiated susceptibility,
conducted emissions and conducted susceptibility.
1.4 Introduction to EMC 23
In the past there where many cases where due to interference between two sy-
stems, incidents with catastrophic consequences have happened. Especially after
the second world war when the new era of high-density electronic components
arrived by invention of bipolar transistors in 1960s and microprocessor in 1970s,
the minimization of the electromagnetic emissions (EME) from electronic devices
became a major problem. Later on, by developing the concepts for audio and
video processing, the frequency spectrum has become somehow more overloaded.
Due to the fact that the digital integrated circuits were much faster, they repla-
ced the analog signal processing IC (integrated circuits). They were becoming
faster and performing more complex tasks that have increased the number of
digital switching events in the integrated circuits and potential EME sources.
As a consequence, some general standards and regulations that will control the
”electromagnetic pollution”from the electronic devices were needed [1].
1.4.1 Regulations for EMC
In the early 1930s, the International Electro-technical Commission (IEC) in Paris
developed a group, so-called International Special Committee on Radio Interfe-
rence (CIPRS), to be responsible of creating regulations for EM emissions. Later
on in 1979 the Federal Communications Commission (FCC) in the USA has pro-
vided regulation for the digital devices which says that if some device has EM
emissions above some certain limits, then it cannot be sold out in that country.
Also a military standard for reducing the EM-emissions was developed in 1960s.
This standard is the so called MIL-STD-461. According to these EMC stan-
dards every electronic device must meet some limits for EM emissions. These
standards also include a regulation for susceptibility requirements so that the
equipment must work normal even if it is exposed under some EM emissions
from other devices [1].
Today there are two classes of EMC requirements, one is provided by go-
vernmental agencies and another one from the product manufacturer. The first
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regulation is to minimize the ”electromagnetic pollution”in one country caused
by imported electronic devices. In order some product to be sold in one country,
it must comply with these requirements. The second class of requirements, impo-
sed by product manufacturers, is intended to satisfy the customer, by improving
the quality and reliability of the product.
By the FCC definition, a digital device is a device which has digital circuitry
parts inside that are working on a clock with more than 9 kHz [1]. Electronic
digital devices, as defined by FCC, are divided into two sub-classes: Class A
and Class B. Class A is a device which is intended to be used in commercial,
industrial or business environment. Class B is a device that is used in residential
environment. One example of a Class B device is the personal PC which must be
tested by the manufacturer before it is released on the market. According to the
FCC standard tests should be performed on a subset of devices chosen by random
sampling of the devices. For these two classes of electronic devices different limits
for EM emissions and susceptibility are set. The limits for Class B devices are
more stringent than the limits of Class A. To test the emissions according to
the Class of the device, so-called Spectral Analyzers are used. These devices
have circuits inside that work on two methods, as Quasi-Peak (QP) detectors
and Average (AV) detectors. The limits for conducted emissions for Class A
and Class B devices are presented on Table 1.1 and Table 1.2 accordingly. The
measurements are done with both QP detector and AV detector.
QP detectors have better detecting performance because they can detect also
if there are any spikes in the spectrum. They are more accurate. AV detectors
are actually low-pass 1 Hz filters, placed after some envelope detector. It passes
the signals that have amplitudes longer than 1 s. That is why these detectors are
not so good in case of narrow band emissions from some digital system, but they
are good for emissions of, for example, DC-motor device [1].
To verify the regulation for the conducted emissions, which have a frequency
range from 150 kHz to 30 MHz, there are several existing methods. They are:
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Frequency(MHz) µV QP(AV) dBµV QP (AV)
0.15 1995(631) 66(56)
0.5 631(199.5) 56(46)
0.5-5 631(199.5) 56(46)
5-30 1000(36) 60(50)
Table 1.1: FCC and CISPR 22 Conducted Emissions Limits for Class B Digital
devices [1]
Frequency(MHz) (µV): QP(AV) (dBµV): QP (AV)
0.15 8912.5(1995) 79(66)
5-30 4467(1000) 73(60)
Table 1.2: FCC and CISPR 22 Conducted Emissions Limits for Class A Digital
devices [1]
Workbench Faraday cage method, 1-Ohm or 150-Ohm direct coupling method,
LISN (Line Impedance Stabilization Network) network and Magnetic probe me-
thod [11]). One example for measuring the conducted emissions is the method
that uses a LISN. With this method we can measure the conducted emissions that
are going outside of the DUT (Device Under Test) into the power network. In
Figure 1.12 one LISN device is presented. In Figure 1.13 the conducted emissions
limits, measured with LISN device, for Class A and Class B devices are given.
There is also another method for measuring the conducted electromagnetic
emissions placed in [15]. This method employs a matching 150-Ohm network
which needs to be placed between the pin of the Device Under Test and the EMI
receiver device. This matching network should emulate 150-Ohm relative impe-
dance which is on the other side connected to the EMI analyzer device. As EMI
receiver device in this master thesis work we will use MATLab developed tool that
emulates EMI-analyzer. With this method we will measure the electromagnetic
conducted emissions generated on the lines that are coming out of the DUT pins
and stays inside the board application.
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Figure 1.12: The line impedance stabilization network (LISN) used for the mea-
surement of conducted emissions [1]
The compliance for radiated emissions is given in dBµV/m. The range of
radiated emissions is from 30 MHz to 40 GHz. One of the methods to measure
radiated emissions is by using and an-echoic chamber. The radiated emissions is
measured with antennas in horizontal and vertical polarization on round form 1 m
to 4 m height, from ground-plane at different distance form the device regarding
the class of the device, 3 m for Class B device and 10 m for Class A devices.
In Figure 1.14 there is an example of an-echoic chamber where the measuring
of radiated emissions from some device is done. There are also other existing
methods for measuring the radiated emissions out of the devices like, TEM-cell
method and Surface scan method described in [11].
As we mention before, for measuring the compliance of the devices for con-
ducted or radiated emissions, a so-called Spectrum Analyzer (SA) is used. This
device displays the amplitude spectral components of the measured signal. It
is a super heterodyne receiver, where the measured signal is mixed with local
oscillator frequency and then it is translated to lower fixed frequency. The SA is
working in a way that it swipes the receiver band frequency in small portions from
lowest to highest frequency and represents the detected spectral frequency com-
ponents on the screen [11]. The bandwidth in the SA can be set by the operator
and by FCC and CISPR 22 standards it needs to be set to 6 dB. That means we
will take the response which is 6 dB lower than the maximum peak in the certain
band from the swept frequency spectrum. For conducted emissions in the range
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Figure 1.13: Electromagnetic conducted emissions limits by FCC and CIPRS,
measured with QP-detector and AV-detector: a) Class A b) Class B [1]
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Figure 1.14: Illustration of a typical test of a digital device for its radiated emis-
sions as required by various governmental regulations [1]
from 150 kHz to 30 MHz, the bandwidth is 9 kHz. If the bandwidth is increased,
the levels will be higher because we will detect more spectral components from
the filtered band. As bandwidth gets higher the sensitivity of the SA is lower.
Besides the categorization of Class A and Class B devices, there are many
subgroups presented in FCC and CISPR standard. One of these groups covers
the requirements for commercial automobiles and trucks. Automotive industry
is becoming more and more dependent on electronic devices, systems for security
and autonomy driven vehicles, so the vehicles are becoming a source of elec-
tromagnetic emissions too. There is a special group of complaisance related to
susceptibility and emissions properties of the cars and trucks covered by CISPR
12 and CISPR 25 standards. For the U.S. market, the SAE(Society of Automo-
bile Engineers), developed the standards: SAE-J551 for vehicle and SAE-J1113
for trucks testing. Those standards are both for emissions and susceptibility of
the vehicles to electromagnetic emissions [1].
It is very important to note that the main advantage of the EMC design
is to discover and minimize the sources of electromagnetic emissions in the early
phase of development of the digital electronic product in order to satisfy the EMC
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requirements and standards related with that specific product. It is important to
follow the design EMC principles during the development of the product design.
In this case, there would be less effort needed later to satisfy the compliance and
regulations that are given by the FCC and CIPRS 22 standards.
1.5 EMI in Integrated circuits
In this section we will consider what is causing the EMI problem in integrated
circuits (IC) and what the techniques to minimize them are.
One of the reasons why the EMI is happening is the ringing effect. It can
happen when we have fast transition (low-to-high or high-to-low) on the output
pin of some IC device. This effect is happening due to parasitic inductance in
the wire connection from the PCB board and bound wire connection between the
die and the output pin of the IC. In series to this parasitic inductance we have
also some parasitic resistance. These elements can cause the ringing effect if the
high frequency components of the EME have high enough energy. This effect is
common for the typical output CMOS-driver circuits, where we can have several
outputs of the driver that will switch-ON simultaneously. In order to avoid this
effect, there are methods that will dump the ringing effect. One of the methods
presented in [11] consists of employing additional resistance to the VDD and VSS
connector of the driver. Another technique is to do skewing of the output signal
that means that if several output signals need to change from low to high level,
then they are postponed and have some small delay between each other. We will
use this method in order to improve the efficiency and also to avoid this ringing
effect in our digital driver for the concept later.
Another important effect that is present due to simultaneously switching
on/off several outputs at the same time is the ground bounce effect. This ef-
fect is happening due to two reasons. One is the parasitic inductance of the leads
form the VDD/GND to the circuit, and another reason is the so-called direct
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current which flows from the VDD to the ground during the high-to-low swit-
ching transition of the CMOS-driver. This current is called crow-bar current.
The ground bounce effect is also influenced by the number of output signals and
the load capacitance which is driving.
Another reason why interference between two signals in the ICs can happen
is the coupling effect between the two lines or cables. There are three main types
of coupling: Capacitive coupling, Inductive coupling and Resistive (Galvanic) co-
upling. Capacitive coupling is happening due to the stray capacitance that exists
between two lines under strong electric field. To avoid or to minimize capacitive
coupling, the shielding technique is presented in [11]. Inductive coupling is caused
due to a magnetic field caused by current flowing into the cables and mutual in-
ductance between them. To minimize the inductive coupling between the cables
there is a technique of grounding the cables on their ends [11]. The resistive cou-
pling is actually, a noise that can be transferred over electrical connections. Via
this connection the noise with different frequencies can be transferred very easily.
To optimize the resistive coupling usually a technique during the layout of the IC
is used. Also there are other methods used to reduce the resistive coupling that
use filtering elements like inductors, capacitors or RC elements. Typical coupling
case from this kind can be the common impedance between two circuits that are
electrically connected [16].
There are two types of noises seen in the application circuits: differential
mode current noise and common mode current nose. Useful signals always flows
in differential mode from the source to the receiver through the lines and back.
If we have additional noise as EME in the signal path as differential mode noise,
then with simple filtering technique we can suppress the differential mode noise.
Simple filter technique for this kind of noise can be built with a capacitor placed
between the two lines that are connecting the source and the receiver. There
are several types of filters that can be used to suppress the differential mode
noise. Which filter will be used depends on the impedance of the source and the
receiver and there are three kind: pi-filter type, T -filter type and  L-filter type.
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Figure 1.15: EMI-filter types for different input-output impedance [11]
If the impedance of the source and the receiver are high then pi type of filter is
used. When we have low-impedance source and high-impedance receiver then  L
type of filter can be used and when the impedance of the source and the receiver
are small than T type of filter can be used. These types of filters are presented
in Figure 1.15.
Regarding the common mode noise, it can be a noisy high frequency current
which is traveling in the same direction through the wire lines with the useful
signal. For suppressing this type of noise usually, as it is described in [11], Ferrite-
Bead based filter or Common-mode Choke coil is used.
Another method used to minimize the EMI interference in the IC is the pla-
cement of power pins and voltage decoupling capacitors in a way to have smaller
current loop from VDD to ground (GND). This is important in case we have some
high-frequency current noise. We don’t want to spread this noise which can be
the case if the current loop is longer. In PCBs where we have digital parts (high-
frequency bus interface, clock circuits) and some analog sensitive parts (interface
for some analog sensor) the main problem would be the placement and routing
of the connection lines between the blocks. Analog lines are usually sensitive to
noise and must be routed far away from the digital blocks, which are the main
source of EM radiated and conducted noise. How to improve the placement and
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how to do the routing on application PCB level is shown in [1]. Similar approach
is used also on IC level when the layouts of some mixed signal ICs are designed.
In order to measure the electromagnetic emissions on the chip level several
techniques are introduced in [11]. For radiated emissions techniques with TEM-
cell method and Surface-Scan method are used. The conducted emissions can be
measured by using the 1-Ω/150-Ω direct coupling method (which will be used in
this Master thesis work), Workbench Faraday cage method and Magnetic probe
method [11].
1.5.1 Sources of Electromagnetic disturbances in Synchronous Buck
converter
Generally, the Buck converter applications should drive high current loads. EMI
in Synchronous Buck Converter (SBC) circuits can be caused by two factors: due
to electric field or due to magnetic field. Usually the magnetic field is caused by
current with short edges (high di/dt changes).
We can detect two current loops in the Synchronous Buck converter (SBC)
if we observe Figure 1.16 [12]. The current loop I1 (the line with red color)
presents the discontinuous current which is flowing in the circuit while the PMOS
is ON, during high value of the PWM signal. The current flows from the voltage
source through the PMOS transistor and output coil to ground. This current
has a waveform with small transition time of the edges and therefore can cause
electromagnetic disturbances if the PCB lines are long, since they will act as
antenna. If we want to reduce the radiated electromagnetic emissions coming
out of the SBC, then the area under this current loop must be smaller. Another
current loop I2 is presented with green line seen in Figure 1.16. This current flows
during the time when the PWM signal is low, through the NMOS transistor coil
and the load. The reduction of the area under this current loop (green line) will
also reduce the radiated electromagnetic emissions. This can be done on PCB
design level. The current loops I1 and I2 are sharing the same path from Vsw
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Figure 1.16: Synchronous-Buck converter and its currents loops [12]
node to Vout node. As it is shown in Figure 1.16 the waveform of the current in
this branch does not have sharp edges and therefore we don’t have so much high
frequency components in its spectrum which will cause EME. The current loop
I2 is much smaller than I1 and here we can assume that a part of the current loop
of I1 current (area under yellow dashed line) is causing the main electromagnetic
disturbances.
In [12] there are several techniques presented on how to minimize the elec-
tromagnetic emissions. One way is to place EMI-filters on the input and output
lines in order to filter the high frequency noise. Another method involves adding
additional R-C and R-L snubber dumping branch in order to damp the ringing
effect. Also we can use MLCC (Multi-Layer Ceramic Capacitor) on the output
node of the Buck converter in order to avoid influence of the high frequency noise
generated form the coil coupled via his parasitic capacitance. As a good filter for
the common mode current noise a ferrite bead can be used. It can be placed on
the input and output lines of the converter.
As it is presented in Figure 1.17, R-C snubber network can be used as additi-
onal network placed between the Vsw node and the ground in order to dump the
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Figure 1.17: Placement of snubber networks in order to decrease the dumping
effect, but this method can reduce the efficiency [12]
ringing effect. Here the ringing effect can be caused by parasitic components in
the real structure. They are: parasitic inductance of the input voltage (Vinput) line
and output ground line (Gnd), from one side and parasitic Cp capacitor (usually
Coss) of the transistors on the other side. This network will cause additional los-
ses during the switching transitions, described in [11]. The usage of R-L snubber
is also to dump the ringing effect caused by the resonant circuit of the input vol-
tage line. The values of the L-inductor from the snubber network need to be very
small. In this way, in range of small frequencies, the value of the resistor which is
placed in parallel will be cut off as it is explained in [12]. There are several other
techniques that can be applied in order to minimize the electromagnetic emissi-
ons, coming out of the switching activity of the Buck converter. One example is
the spread spectrum technique over the PWM explained in [17]. Other methods
for minimizing electromagnetic emissions apply special PCB design techniques
during the PCB design. In our approach we are optimizing the EME by using
the proposed design concepts.
2 Concept design
In this thesis a novel concept for adaptive control of the slope of the switching node
voltage for synchronous Buck converter was investigated. First we started with
one concept idea based only on the gate slope control of the PMOS (NMOS). Then
this concept was improved with the second version based on dv/dt control over
the slope of the switching node voltage and it resulted with better performance.
In this chapter, these two different concepts will be described. These concepts
offer constant dv/dt control over the switching node voltage, while reducing the
electromagnetic conducted emissions and improving the efficiency in the same
time. The results of the investigation will be presented here. At the beginning,
some existing solutions will be reviewed and later we will focus on the concepts
details and their properties.
2.1 Overview of existing concepts
The switching transitions in recent low-voltage power converter applications are
becoming faster and faster due to the high operating frequencies. This has led to
two major problems: increase of switching losses and electromagnetic emissions
(EME). Switching losses are becoming bigger while the conduction losses are
reducing due to the low on-resistance of the low power MOSFET devices. The
fast changes of the currents and voltage transitions, are the main factor to increase
the EME [18].
In [18], two new methods for active gate voltage control were introduced in
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order to control the turn-on (di/dt on the driver output current) and turn-off
(dv/dt control of the driver output voltage) process of IGBT (Insulated Gate
bipolar Transistor). To provide the control over the turning-on and turning-off
time here a special pulse voltage waveform was applied on the gate of the IGBT.
In [19] different solutions on how to control the IGBT switches in hard swit-
ching inverters during the turn-on and turn-off transitions were developed. Accor-
ding to this solution a dv/dt (during turn-off/on process of the transistor) control
of the output voltage was provided by measuring the current of the Miller capa-
citor and directly adjusting the gate current to charge or discharge the gate of
IGBT in the desired manner [19].
In [20] a PI (Proportional-Integral (PI) algorithm) controller, which provides
dv/dt control on the output voltage and current through the switch, was develo-
ped. The concept here was taking the fact that during the turn-on process the
output current is rising, while the output voltage stays constant and during the
turn-off its vice versa.
In [17] another technique for reducing the electromagnetic interference was de-
veloped by means of frequency modulation of the base switching frequency. The
fundamental source of EME in low frequency domain is the switching frequency
of the converter and his higher order harmonics. The idea behind this approach
is to modulate the base switching frequency by FM (frequency modulation) te-
chnique in order to spread the spectral components of the basic and other higher
harmonics [17]. All concepts presented in [18, 19, 20] where implemented under
lower switching frequencies (less than 1 MHz) and for high voltages and current
ratings. In contrast, the concepts which were investigated in this master thesis
work address the synchronous Buck converter for low-voltage (conversion 5 V to
1.2 V DC) applications and switching frequencies of around 1.8 MHz The swit-
ching transitions here are much faster, which means that we have faster current
pulses which will bring more EME on the switching node and also on the output
voltage.
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Thus, there is a need to implement an adaptive control which needs to con-
trol the switching transitions much faster with small time slots of few tens of
nanoseconds. This is because the switching events (turning-on/off times) for the
external PMOS and NMOS devices used in this master thesis are much higher,
compared to the applications mentioned in [18, 19, 20]. The adaptive control also
offers to have control over the slope on the gates, no matter what kind of load is
applied to the output of the Buck converter.
Some improved techniques in high switching frequency range (round 500 kHz)
was developed in [21] and [22]. In [21] and [22] the first derivative of the gate
slope was extracted and compared with the desired time slots, in order to have
desired switching activity. This technique was implemented on BOOST-converter
application. The adaptive control in [21] is not done immediately as it was pre-
sented in [20, 18, 19], but it is recalculated for the next clock cycle. That concept
consists of a gate driver block which is controlled by the digital control. The
digital block receives information form the analog slope detector which needs to
detect the slope of the gate of the external power MOSFET device. The analog
slope detector gives information to the digital logic block when the slope of the
voltage on the gate crosses certain regions during the turn-on and turn-off phase
of the external transistor. It compares the gate voltage with several reference vol-
tage levels and on that way it detects if the transistor is below the Miller plateau
or above it. Then, the control logic sends a control signal to the driver which
is driving the gate of the external MOSFET device [21]. Results in [21] showed
significant improvement in the EME reduction performance.
In the next two sections of this chapter we will introduce in detail the proposed
two concepts and the investigation results which were acquired during this Master
thesis work.
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2.2 Adaptive control of the slope of DC-DC (Concept 1)
In this section the details for the first investigated concept and the results of the
investigation will be presented. The idea of this concept is to provide constant
programmable dv/dt control of the slope on the switching node voltage only
by sensing the gate voltages of the externals (NMOS and PMOS) of the Buck
converter. To track the slope of the gate voltages of the external MOSFETs,
comparators were used.
By knowing the threshold voltage on the different chosen external
NMOS/PMOS we could understand when the external MOSFET is starting to
conduct and when it is going to be off. According to this we have setup the
reference voltages of the used comparators to specific values. So, we can assume
that in the desired time, the needed transition has happened. This means that
in certain time point we know which is the operating mode of NMOS/PMOS
(NMOS/PMOS is going from OFF-state to be turned-on or vice versa). With
the driver control logic, in programmed time slots, we are checking the status of
the comparators. By this information we can check if the NMOS/PMOS are in
the desired operating process of turning-on/off. According to the status of these
comparators we are adapting the strengths of the Dir ctrl drv drivers for the
next switching cycle seen in Figure 2.1.
In this way we want to control and increase the rising/falling time of the
switching node voltage by adapting the charge which is brought into the gates
of the externals. This will directly lead to reducing the energy of the high fre-
quency components in the spectrum of the switching node signal and reducing
the EME. By changing the strengths of the drivers, we will reduce the ringing
effect which is present when we have hard-switching mode activity and also the
power consumption of the driver block that controls the externals.
The block diagram of the first concept that was investigated is presented in
Figure 2.1. It consists of a Driver Control Circuit, Adaptive drivers for charging
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Figure 2.1: Concept block diagram for adaptive control of the gate slope in
synchronous Buck converter (concept 1)
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and discharging the gates of the PMOS and NMOS external transistors and seve-
ral comparators to track the gate voltages of the NMOS and PMOS device. For
each gate we have two drivers, one for charging the gate and the other one for
discharging.
The comparators detect the transition of the gate voltage on certain MOSFET
transistor by comparing the gate voltage with reference voltages. The digital
control block is checking the information from the comparators in a specific state
of the FSM (Final State Machine) and recalculates the strengths of each driver.
The recalculation is done for the next PWM cycle. On the next PWM cycle,
the strengths of the adaptive drivers for the external transistors will be taken as
values which were adapted in the previous PWM cycle.
The adaptive gate driver has 8-bit binary input bus and its role is to charge
or discharge the gate of the external MOSFET. The value of the 8-bit binary
bus is proportional to the strengths provided from the digital control block to
the adaptive driver. The adaptive driver blocks must be able to provide different
strengths for turning-on/off (faster or slower) the gate of the external MOSFETs,
while putting the gate node to ground or to supply driver voltage.
Because this adaptive control should control different external MOSFET de-
vices from chosen vendors, in Figure 2.1 with the resistors labeled as Rg p and
Rg n the internal Gate resistance of the externals is presented. By these resis-
tors we are trying to see how the concept will behave if there are changes in the
input gate resistance of the externals. It is important because variations in this
parameter will have impact on the transition time during the turn-of/on process
of the externals. In this concept the tracking of the slope of the switching node
Vsw was excluded and it uses only the information of the slopes from the gates of
the external transistors.
In Figure 2.2 the timing diagrams for the concept are given. The signal
PWM N tells when to turn-on/off the NMOS transistor and the signal PWM P
tells when the PMOS should be turned-on/off. The voltage gate wave forms are
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also presented on the figure labeled with gate n and gate p. The comparators
comp gate up n and comp gate dwn n are representing the tracking of the slope
on the gate voltage of NMOS. The comparators for tracking the gate voltage of
the PMOS are comp gate up p and comp gate dwn p.
When the PWM signal goes high, first we must turn-off the NMOS and then
after certain time to turn-on the PMOS in order to avoid direct current to flow
from the power supply to the ground. When the NMOS has started to turn-
off, after time td3 (which is programmed time) we are checking the comparator
comp gate dwn n. If this comparator is one, it means that the NMOS gate
voltage has passed the Miller plateau and for the next clock cycle we will decrease
the strengths of the driver Dig drv nn responsible to turning-off the NMOS. If
it is zero, the strengths for the next PWM cycle will be increased, which implies
that we need to turn-off the NMOS for the next switching cycle faster. After this
time there is another programmed time td3a, which is needed for the NMOS
to be completely turned-off. During this time the strengths for the Dir drv nn
are set to maximum, in order to ensure that by the end of this time slot, NMOS
must be completely turned-off. After NMOS has been completely turned-off we
start to charge the gate of the PMOS. The time when PMOS gate should start
to be charged is defined by the time td phase1 as seen in Figure 2.2. After
the time slot td1 we are checking the status of the comp gate dwn p signal. If
the comparator comp p dwn has value one, it means that in that time the gate
voltage of the PMOS has passed the Miller plateau level and the strengths of
the driver Dig drv pn need to be increased. Otherwise they will be decreased.
During the time td1a PMOS must be completely turned-on, which means that
the driver strengths for this period must be set to maximum.
When the PWM signal for the current switching cycle goes down, first what we
need to do is to turn-off the PMOS and then to turn-on the NMOS. The time for
turning-off the PMOS is the programmed time td2 and there is an additional time
td2a. After time td2 we are checking the comparator signal comp gate up p
and according to its status we adapt the strengths of the driver Dig drv pp.
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Figure 2.2: Concept signal diagrams of one PWM cycle and important events
during one switching cycle
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When the time for the PMOS to be turned-off has passed, we are turning-on
the NMOS with driver Dig drv np. After time td4a we are checking the status
of the comp n dwn (signal waveform comp gate dwn n from the diagrams in
Figure 2.2). If this comparator is low, it means that we have passed the Miller
plateau voltage and the NMOS is almost fully in linear region, so we decrease the
strengths of the driver Dig drv np. Again after time td4a we set the strengths
of the Dir drv np to maximum, in order to turn-on completely the NMOS.
The concept was tested with several different external components from di-
fferent chosen vendors, which was also one of the main tasks in this thesis work.
The tested external MOSFETs during the investigation of the two concepts were:
BSL215C (Infineon dual package low-voltage power MOSFET device for automo-
tive applications [4]), SQ2310ES [3] and SQ2315ES [2](as external MOSFETs),
SQ2351[5] and SQ1470[6](Automotive-MOSFET devices from Vishay Siliconix).
Some of the data about the important parameters that were taken in conside-
ration during the investigation in this master thesis work are presented in Table
2.1. The values in Table 2.1 were extracted from the data-sheet of the devices
in order to provide settings for the digital control block and voltage reference so-
urces (Gate-Miller plateau) for the comparators. These types of paired external
transistors have different gate resistances and different values for the dynamic
parasitic capacitors as also different trans-conductance values, which leads to
different turning-on and turning-off timings.
The resistance Rg representing the resistance of the Gate for specific transi-
stor, was extracted outside of the Spice model for the transistor and placed in the
test bench. Thus we were able to check the robustness of the concept if there are
some variations of the gate resistance parameter. By using these connections we
were able to see the gates voltage waveforms which come directly from the gate
of the external MOSFET device in order to investigate the transitions of turn-on
and turn-off process.
The test bench for testing this concept was created in Virtuoso ADE (Analog
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Type Rg(Ω) Ciss(pF ) Crss(pF ) Coss(pF ) gm(S) Vgp(V )
BSL215(p) 6.5 270 94 110 4.5 1.9
BSL215(n) 11.3 110 6.1 46 4.0 2.2
SQ2351(p) 12.3 870 240 337 7 1.3
SQ1470(n) 22.2 75 FSource 32 2.6 1.5
SQ2315(p) 12.3 870 335 240 7 1.4
SQ2310(p) 18 485 46 100 27 1.0
Table 2.1: Parameters of the external MOSFET devices for dynamic capacitance,
gate resistance and Gate-Miller Voltage plateau (these parameters are extracted
from the data-sheet diagrams [2, 3, 4, 5, 6])
Design Environment tool). It is presented in Figure 2.3. The digital control
block in the test bench was implemented and modeled in Verilog a (Analog
Description Modeling Language) [23]. The Buck converter with its components
was implemented in separate sub-circuit cell where the necessary models for the
external transistors were included. The sub-circuit for the Buck converter block
includes parasitic models for the PCB lines traces. Thus, we can observe the
behavior of the Buck converter which is implemented on a real PCB board. This
sub-circuit was prepared in advance and its design and test was not in the focus
of this work.
It is important to mention that the control block for adapting the duty-cycle
according to the load applied was not considered during the concept investigation.
The draft version of the Pre-Driver block (which represents the adaptive drivers)
was implemented in certain technology. The setting of the parameters for testing
certain external MOSFETs devices like the timing slots (td1, td1a, td2, td2,
etc.) were provided with the help of the data-sheet for the specific device.
For testing the concept behavior, a long transient .tran simulations of few
hundred microseconds were done. The main problem at the beginning was to
setup correctly the timings (for example the values of td1, td1a...) and all
necessary parameters. The whole concept was based on four comparators which
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Figure 2.3: Test bench for the first concept and its building blocks
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provide information about the slope of the driver and on the top of this the Digital
control block (modeled in Verilog a) was controlling and adapting the strengths
of the adaptive controlled drivers for the gates of the NMOS and PMOS external
transistors.
The results from the investigation showed that even if we don’t track the Vsw
(switching node voltage of the DC-DC Buck converter), we can still find proper
strengths for the adaptive drivers by using different types of external transistors.
Here we must highlight that we did not consider the changes of the parameters
on the externals due to variation of the temperature, load current and also big
variations in the internal gate resistance of the external MOSFET. The concept
was able to keep the adaptive control (constant dv/dt on the switching node)
only with small variations of the gate resistance. In our case the variation of the
input voltage, temperature and corners of the externals were not investigated.
Only trials were done with different load applied on the output of the converter.
The results showed that if we change only the output load, we can set the dv/dt
control on the switching node voltage after certain time.
The results from the simulations for one switching cycle of this concept are
shown in Figures 2.5, 2.6 and 2.7. On the figures we can see that the voltages
of the gates are controlled according to the programmed parameters for certain
type of external MOSFET. For every type of different external transistor that
was used, we had to change the programmable settings of the concept in order
provide suitable dv/dt control.
As a comparative analysis in Figure 2.4 we have hard-switching behavior of
the converter with BSL215C type of external transistors. In Figure 2.5 we have
the results of the same used externals, but with adaptive control of the gates.
The difference is very obvious since the ringing effect on the rising and falling
edges seen on the switching node Vsw is not present in the case where adaptive
control is implemented. Also we do not have fast transition edges compared
to the hard-switching mode. Thus, we should have reduction in the conducted
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Figure 2.4: Gate voltages and switching node voltage wave forms with hard
switching setting and BSL215C external MOSFETs transistors used. The applied
load is 300 mA
emissions.
In Figures 2.8 and 2.9, long time transient simulations in order to see the
effect of adaptation of this concept, are presented. These simulations show that
the adaptation of the values that represent the strengths for the certain driver are
reached very fast, after 70 us and they are adapted around the stable value for the
strengths under certain load. For different load these values will be different. The
values that are send to the 8-bit input buses of the adaptive drivers are presented
with the signals: var p p cnt miller, var p n cnt miller, var n p miller,
var n n miller (these can be seen in Figures 2.8 and 2.9 on the last two stripes
from the timing diagram results). These values are recalculated in every PWM
cycle, for the next PWM cycle. Once the adaptation is achieved, the values
of these parameters are changed around the adapted values with an error of
plus/minus one in every second switching cycle.
The important thing that needs to be added here for this concept is the fact
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Figure 2.5: Gate voltages and switching node voltage wave forms for the concept
1 with BSL215C external MOSFETs transistors used. The applied load is 500
mA
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Figure 2.6: Gate voltages and switching node voltage wave forms for the concept
1 with SQ1470 and SQ2351 external MOSFETs transistors used. The applied
load is 500 mA
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Figure 2.7: Gate voltages and switching node voltage wave forms for the concept
1 with SQ2315 and SQ2310 external MOSFETs transistors used. The applied
load is 500 mA
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that here we don’t have any optimization and detection of the body diode events.
The main emphasis here is to detect and track the events on the gate slopes and
then adapt the strengths of the adaptive drivers. The outcome of this concept is
reduction of the EME by reducing the ringing effect on the rising and falling edges
of the Vsw switching node voltage without sensing the switching node voltage at
all. Another thing is that we can reduce the gate driver losses by providing
programmable value for the strengths of the driver blocks Dig drv XX and not
full strengths as it is a case in hard-switching mode of the Synchronous Buck
converter.
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Figure 2.8: Long transient simulation wave forms for the Gate voltages and swit-
ching node signal for BSL215C external MOSFETs. The applied load is 500 mA
load
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Figure 2.9: Long transient simulation wave forms for the Gate voltages and swit-
ching node signal for SQ1470 and SQ2351 external MOSFETs. The applied load
is 500mA
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2.3 Adaptive control of the slope of DC-DC (Concept 2)
The first concept introduced and investigated in this master thesis work was
tracking the voltages of the gates by using two comparators and was not tracking
the slope of the switching node voltage. The concept was using the system clock
of 100 MHz, which means that the minimum time slot that is available is 10 ns.
This is because of the fact that later, when digital logic block will be implemen-
ted on RTL (Register-Transfer-Level) level, we have a clock which has 10 ns time
period only. This is causing a limitation for the time slot event to be triggered
to minimum time of 10 ns. Because of this, the Digital control block was syn-
chronized with this system clock and all events in the Digital control block were
occurring in the time scale multiplied by 10 ns. All timings td1, td1a, td2, etc.
needed to be set as multiple numbers of 10 ns.
Since we were not able to use higher clock frequency than 100 MHz, the second
concept was using some different approach than the first one. The main difference
between the first concept and the second one, is that the second concept offers a
tracking and access to the switching node Vsw. Also a detection and control of the
duration of the body diode conduction of the NMOS (the time when the NMOS
is turned-off till the PMOS is starting to conduct) was provided in this concept.
Even more, the second concept was using local asynchronous block which was
providing adaptation in time slots in a range of one delay cell (time of around 2
ns). Besides this block we had a global clock of 100 MHz as it was in the first
concept. The asynchronous block, called Analog Delay block, was using analog
delay elements in order to provide local synchronization and to determine events
which are happening in time range of less than 10 ns. The concept block diagram
is presented in Figure 2.10. The concept is using an adaptation of two events.
The first event is to detect the body diode conduction of the NMOS external
transistor, by using a comparator and sensing the switching node voltage. The
other event is to track the slope of the rising edge of the switching node and
similarly, as in the first concept, to tune and adapt the strengths of the Pdriver
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for turning-on and turning-off the PMOS.
The first adaptation is to reduce the time of the body diode event, in the
way that first the comp body diode is giving a signal to the Analog block which
starts to generate the pulses, as seen in Figure 2.10. When the event of the
comp sw low is coming, then in the Analog delay block we are checking if the
number of generated pulses are equal to the programmed one. After this, the
Analog block sends a signal to the Digital control block. The Digital block is
adapting the value for the delay when the PMOS should be turned-on, during
the next clock cycle.
During the adaptation of the Pdriver strengths, the concept is using the signals
form the comparators comp sw low and comp sw high. Once the comp sw low
is high in the Analog block delay, the delay pulses starts to be generated. When
the comp sw high signal is coming into the Analog block delay, we are checking
if this is according to the programmed parameter. Then we send a signal to
the Digital control block to adapt the strengths of the Pdriver according to the
received signal from the Analog delay block.
The signals for this concept are presented in Figure 2.11. In this concept when
the PWM cycle is going high then we turn-off the NMOS (MNext transistor from
Figure 2.10) with the driver Ndriver. The wave forms for the strengths of Ndriver
are presented in Figure 2.11. When MNext body diode starts to conduct due to
the fact that we are turning-off the MNext, the comp body diode comparator is
active and the delays in Analog block start to be counted. P gate signal is a
signal which tells when the PMOS should be turned-on. This signal is postponed
for some time delay after the normal P gate ctrl. The delay time, which defines
the body-diode event, is programmed in the Analog delay block.
The time when PMOS should be switched-on is adapted in the Digital control
block according to the information from the Analog delay block. In the Analog
delay block we check the numbers of the current delays with the programmed
ones. The Digital control block then increases or decreases the programmable
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Figure 2.10: Block diagram of the second concept
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values on the bus for the delay and sends this info to the Analog delay block. In
this block we are providing the signal which has to postpone the activation of the
PMOS, according to the time delay bus.
On the waveform for the P Driver strengths we can see that the Digital
control block is adjusting the strengths according to the state of the comparator
Comp sw high. When the PMW signal goes low then we fully turn-off the MPext
(external PMOS from the Buck converter) and then the MNext (external NMOS
from the Buck converter) transistor. There is also a proposal to adjust the events
when the MNext should be turned-on in order to control the time for the body
diode conduction after the falling edge of the switching node. But here, in this
master thesis work, it was not implemented since it will not improve the efficiency
of the converter as the power is not coming from Vinput. The slope of the falling
edge of the switching node is directly related with the load applied on the output
of the converter. This is happening when PMOS is completely switched-off so we
don’t have power losses from the Vinput.
The test bench for this concept is similar to the first one and it is presented in
Figure 2.12. The only difference here is the additional Analog block delay, which
is checking the duration of the body diode event and also the duration of the
rising slope of the switching node voltage Vsw. During the investigation of this
concept, long .tran transient simulations were done.
During the investigation process of this concept the main challenge was also
to find proper starting setting parameters in order to achieve proper adaptation
and control for different types of external MOSFETs. The concept was tested
with the same external devices from Table 2.1 which were also used in the first
concept. The results of two consequently switching cycles and the adaptation
control of the parameters are presented in Figures 2.13, 2.14 and 2.15.
Long transient simulation results of the adaptive control are presented in
Figures 2.16, 2.17 and 2.18. As in the first concept, the PWM duty cycle
adaptive control was not used here also. From the long transient simulation
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Figure 2.11: Waveform diagrams for the second concept introduced and investi-
gated
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Figure 2.12: Test bench of the second concept developed in Virtuoso Analog
Design Environment software tool
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Figure 2.13: Two switching cycles for the second concept where BSL251C [4]
transistors were used
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Figure 2.14: Two switching cycles for the second concept where SQ2315 and
SQ2310[3, 2] transistors were used
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Figure 2.15: Two switching cycles for the second concept where SQ2351 and
SQ21470 [5, 6] transistors were used
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results we can see that after 100 us the adaptive control is stable and further
adaptation is achieved. The last two timing diagrams in Figures 2.16, 2.17
and 2.18 show the parameters for the time of body diode conduction event
(var dead time delay) and the driver strengths for the Pdriver which is
turning-off the PMOS (var p n cnt miller).
The parameter for the body diode conduction (var dead time delay) event
that was programmed at the begging is adapted properly after 90 us. The pa-
rameter for the driver strengths of the PMOS driver (var p n cnt miller) is
adapted accordingly to the programmed parameter for the rising time of the
slope of the switching node voltage. These two parameters were programmed in
the Analog delay block, seen in Figure 2.10.
For the externals BSL215C the parameter for the rising time of the slope of
the switching node voltage is programmed to be 10 ns because these transistors
have smaller turning-on/off times compared to the others (SQ2315 and SQ2310)
and (SQ2351 and SQ147). These MOSFETs have longer turning-on/off time, so
the programmed value for the rising slope of the switching node voltage is 20
ns. These time values are measured between the two comparators comp sw low
and comp sw high. This can be seen from the signals comp 10ns latched and
comp 20ns latched in Figures 2.16 and 2.17, 2.18 accordingly.
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Figure 2.16: Long transient simulation results where BSL251C [4] transistors
were used
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Figure 2.17: Long transient simulation results where SQ2315 and SQ2310 [3, 2]
transistors were used
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Figure 2.18: Long transient simulation results where SQ2351 and SQ21470 [5, 6]
transistors were used
3 Design of the adaptive digital driver
To support these two concepts presented in the previous chapter we need to im-
plement an adaptive driver block for driving the gates of the external transistors.
This adaptive driver has an 8-bit input bus, which is provided from the digital
logic. This block must be able to accept all values from 0 to 255 and according to
them to provide different strengths in order to charge/discharge (turn-on/off) the
external MOSFETs devices (PMOS and NMOS). There was a proposed version
of the adaptive driver which was used during the concepts investigation and its
implementation is presented in Figures 3.1 and 3.2.
The external MOSFETs transistors of the Buck converter have a high input
capacitance. In order to drive them, we need big MOSFET devices that will be
able to charge and discharge their high input capacitance. This is bringing a big
capacitive load seen from the side of the digital control outputs. Its implying that
we need to provide buffer stage developed in [24] in order to drive high capacitive
loads with the digital outputs of the Control logic block.
Since we need to provide different strengths, it implies that the output tran-
sistors in every stage of the driver block should be scaled with different size W/L
(Width/Length). Because we have 8-bit input bus on each adaptive driver block,
we need 8 different scaled sizes (W/L) of MOSFETs to the output of every stage.
All the outputs of the adaptive driver block are connected to one node and for-
warded to the gate of the external transistor (NMOS/PMOS).
Each line of the input 8-bit bus drives one stage of the adaptive driver in
order to turn-on/off the external MOSFET from that stage. It can be a PMOS
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Figure 3.1: The proposed circuit for the adaptive driver for bringing the gate of
the externals to V dd, used in the concept test benches for the PP and NP driver
blocks
Figure 3.2: The proposed circuit for the adaptive driver bringing the gate of the
externals to Gnd, used in the concept test benches for the drivers PN and NN
blocks
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which bring the output of that stage to V dd or NMOS which bring the output
of that stage to Gnd. If these two transistors are turned-on in the same time
then we have huge current consumption from the voltage supply. Thus, we must
provide a non-overlapped delay between the switching transitions of the NMOS
and PMOS for every stage of the driver. As a starting point for developing the
solution in order to avoid overlapping events, we took a concept developed in [24]
which describes how to build a non-overlapping clock generator.
The voltage level for driving one stage of the adaptive driver must be equal
to the voltage supply of the driver. It means that, we can’t drive the input of
the adaptive driver with voltage levels from the digital outputs. The digital logic
level is 1 V and the input signal for the driver needs to be 2.6 V to 5.5 V. Thus,
there was a need to implement a Level Shifter block which will shift the digital
logic levels (1 - Volt) from the outputs of the Digital block into voltage levels
which are proper for driving the inputs of adaptive driver stage.
In the next sections of this chapter we will introduce the detail design and
implementation for the adaptive driver and the Level Shifter block.
3.1 Implementation of the Digital Adaptive driver
The adaptive driver developed and implemented in this Master thesis work needs
to fulfill few requirements. It needs to accept all values provided from the Digital
control logic from 0 to 255. These values were provided to the 8-bit input bus. It
means that the driver will have 8 stages, which are implementing different streng-
ths of the driver. Every stage has different scaled MOSFETs output transistors
which are responsible to bring the output of the stage to V dd or Gnd.
Every external MOSFET from each stage of the driver is presenting, a high
capacitive load for the digital output on the Digital control block. This will bring
a huge time delay during the transitions of the outputs from low to high and vice
versa. The solution for this employs, a buffer strings with scaled inverters as it
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was developed in [24], for driving high capacitive loads with minimal delay.
For designing the buffer string, we must know what is the capacitive load that
we need to drive with the digital output signal and what is the capacitive load of
the first inverter used in the string. First the capacitive load from each external
MOSFET (input capacitance of the PMOS/NMOS) was calculated. Next, the
input capacitance of the first inverter that will be used in the inverter string was
also calculated.
The equation 3.1, from [24], was used to provide the minimum number N of
the inverters in one buffer stage. The equation 3.2 was used to define the scale
factor A for the (W/L) between two successive inverters in the string. As an
optimal value for the scaling factor, we used a scaling factor e = 2.718, which
was already developed in [24] as the optimal value for A. The development of
this solution in [24] showed that small variations in the scale factor will not
influence much on the performance of the buffer stage. So, in our case we took
the scale factor of around 2. This is chosen in a way to provide easier layout
design afterwards.
N = ln
Cload
Cin1
[24] (3.1)
A = (
Cload
Cin1
)
1
N [24] (3.2)
In these equations Cload is the input capacitance of the MOSFET which will be
driven with one buffer stage (string of inverters) and Cin1 is the input capacitance
of a basic inverter used in the buffer stage. Out of these equations the N number
of minimum inverters in one string was calculated.
To turn-on/off the external transistors of the Buck converter, we need actually
two block drivers. One driver block that wills turn-on the external transistor and
another one to turn-off the external transistor. All the outputs of the two drivers,
have to be connected together and forwarded to the gate pin on the external
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Figure 3.3: Block diagram of the adaptive driver and the Digital control block
with external transistors
MOSFET outside of the chip, as it is shown in Figure 3.3. In the design developed
in this master thesis the Dig drv pp and Dig drv pn drivers were implemented in
one block and the Dig drv np and Dig drv nn in another block. Actually, these
new blocks are built in two cells, one for the PMOS driver and one for the NMOS
driver seen in Figure 3.3. These two blocks now has two 8-bit input buses, PP
and PN for the PMOS driver and NP and NN for the NMOS driver.
The PMOS driver and NMOS driver are using the supply voltage which
is the same as for the externals of the Buck converter (the block with name
PCB with externals). The block called PCB with externals represents the
model of the PCB board application and includes all inductive and resistive pa-
rasitic components that are existing on the real PCB application. In Figure 3.3
the Level Shifter block is used to convert the digital voltage levels coming from
the Drive Control circuit, to voltage supply levels which are proper to drive the
PMOS driver and NMOS driver blocks. More details can be seen in Figure 3.3
for more details.
The driver cells PMOS driver and NMOS driver include scaled inverters
and logic gates: NOR and NAND. The logic gates NOR/NAND were needed
in order to suppress the overlapping events presented in Figure 3.4. On this
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Figure 3.4: Overlapping event when we want to bring the output Drv out 0 to
V dd, and not all of the output NMOSs of other driver stages are completely OFF
figure we see that all the stages of one driver block which controls one external
MOSFET are connected into one node Drv out 0. The MPX PMOS transistors
represent the external PMOSs of each driver stage and the MNX represent the
external NMOSs of each driver stage. We have 8 PMOSs and 8 NMOSs from all
stages of the driver.
The problem with the overlapping that can happen during the switching tran-
sitions is presented in Figure 3.4. In Figure 3.4 we have a situation where, we
want to bring the output of the driver to V dd. If we turn-on the PMOS MP8 in
order to bring the Drv out 0 to V dd, and not all MNX (NMOSs) are turned-off,
we will have a current that flows from V dd to Gnd directly. This will cause a huge
current consumption from the power supply voltage source which is not good.
To avoid the overlapping seen in Figure 3.4, first we must ensure that all
NMOSs from all stages are completely OFF and then we are able to activate the
PMOS MP7. For this reason we are introducing logic gates NOR/NAND in our
driver implementation in order to avoid this kind of events, that can happen very
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often since we need to accept all values form 0 to 255 on the 8-bit input buses
of the driver. We can’t turn-on all PMOSs in same time when we want to bring
the output of the driver from low to high voltage level also. This will bring huge
power consumption during the transitions of the outputs and the ground bounce
effect can be present.
To avoid these events, when we want to bring the outputs of the driver from
zero to V dd-voltage, first we should turn-off all NMOSs from all stages of the
driver and then turn-on the PMOSs of each stage separately. The PMOSs should
be activated with some delay one after another.
The same situation can be explained similarly when we want to bring the
outputs of the driver from high to low level for the NMOSs. First we turn-off
all PMOSs and then we start to activate the NMOSs again separately from the
lowest stage of the driver to the highest stage. Later in this section the waveform
diagram of the implemented driver block will present these two scenarios.
In Figure 3.5 the concept of one stage of the driver (the stage that has mi-
nimum strength) is presented. While in Figure 3.6 the implementation of this
block is given. This driver stage is controlled with the last bits from the input
buses PN and PP that comes from the Digital control block if we take for instance
PMOS driver from Figure 3.3. In order to bring the Drv out 0 to low voltage
level, we must provide on the gate of MN0, high voltage level (Vdd) and on gate
of MP0 also voltage level high (Vdd). When we want to activate the MN0 for
instance, then we must ensure that all other PMOSs from the other diver stages
are turned-off. The signal which gives that information, is provided to the second
input of the NAND gate, coming from the external NOR gate. The other signal
of the input of the NAND gate in the presented stage must be zero. This implies
that we must take care of how many inverters we should have in front of the
NAND gate, in order to provide proper working activity of the buffer stage. The
NAND and NOR gates must be designed in proper way in order to be able to
drive the inverters after them. Since they are a part of the scaled string inver-
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Figure 3.5: Schematic concept of the lowest stage from the adaptive driver
ters they need to be designed properly because every next inverter after them is
bigger for a scaled factor of 2. The signals Drv gaten o and Drv gatep o are
forwarded to the second stage in order to provide a delay that is needed when we
want to activate the second stage.
In Figure 3.7 we can see the concept for the second stage of the adaptive
driver. This stage is driven by the second bits from the PP and PN buses. If we
would like to turn-on the MN1 of this stage(which means to bring the Drv out 1
to Gnd voltage level) we must setup its gates to voltage level V dd. To do so,
first we must ensure that the PMOSs are Off and also the NMOS from previous
stage is ON. The second condition is implemented by sending the output of the
external gate Drv gatep 0 from previous stage, to the first NAND gate as it is
presented in Figure 3.5. This is done so, because we need logic level one on the
gate of MN1. That means we need logic level zero on the input of the last inverter
placed before the MN1. The logic implemented implies that on the inputs of the
logic gate NAND we must have zero logic level. The second NAND gate is to
put a condition in order to wait for the other PMOSs to be turned-off. Similar
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Figure 3.6: Analog implementation of the lowest stage from the adaptive driver
explanation stays also for the PMOS, if we want to bring the output of this stage
to voltage level V dd.
The difference is that, here we use NOR gates to ensure that all NMOSs
from previous stages are turned-off. The output signals Drv gaten 1 and
Drv gatep 1 are send to higher stages of the driver. Since we have strings
of inverters, the dimensions of the NOR/NAND gate must be adapted properly
in order to be able to drive the next logic levels in the stage. Thus for every stage
we have different numbers of NAND and NOR gates, depending in which stage
they are used. It is also important that the MP1 and MN1 are not both active
in the same time, because this will bring a direct current path from V dd to the
ground.
For each stage a different design was implemented. This is the case because we
needed to design the inverters string in a proper way so it would be able to drive
the scaled MOSFETs from every stage. In the highest stage we have introduced
all signals from the lower stages. The implementation of this stage is presented
in Figure 3.8. Because of the big number of the NANDs and NORs gates this
stage is having a maximum silicon area compared to the other stages.
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Figure 3.7: Block diagram of the adaptive driver and the Digital control block
with external transistors
Figure 3.8: Analog implementation of the highest stage, where all signals from
the lower stages are introduced
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Figure 3.9: Concept diagram of the adaptive driver with all stages
The stages were organized in one schematic block and the concept is presented
in Figure 3.9. On the concept diagram from Figure 3.9 we can see that in the stage
Drv7 in order to turn-on/off the NMOS or PMOS transistors, we need to wait
for all previous stages to be correctly switched. This is done in this way because
we would like to start with turning-on the lowest stages first and then the bigger
ones. The 8-bit input NOR and NAND gates provide a signal which indicates
that all the gates from the NMOS and PMOS are low (NOR) or high (NAND)
and this signal is forwarded to every driver stage form Drv0 till Drv6. The
outputs of all stages are connected in the Drv OUT node. The design concept
of the adaptive driver block is present in Figure 3.9, while the implementation
with real transistors is presented in Figure 3.10.
The test bench that was created in order to test the designed adaptive driver
is presented in Figure 3.11. On this test bench the outputs of the driver cell
were not connected together because it was important to analyze each output
separately. On the outputs of the driver, capacitive loads with different size were
introduced in order to test the strength of certain output stage of the driver.
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Figure 3.10: Schematic diagram for the designed driver with all 7 stages
Figure 3.11: Test bench for testing the implementation of the analog driver
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The main challenge during the design of the driver was to improve two impor-
tant parameters while providing correct working functionality. These parameters
are: current consumption form supply voltage and the time needed to switch all
stages together. The speed was also important, because in our concept design we
want to turn-on/off the external MOSFETs as fast as possible. Also, the power
consumption must be very small in order to have high efficiency factor. In this
way, the concept can be implemented in some SoC (System On Chip), where some
other blocks will be implemented and the driver can’t consume a huge current
from the power supply unit.
In Figures 3.12 and 3.13 the simulation results from transient analysis under
different combinations for the input buses are presented. In Figure 3.12 we can
see that all inputs of the buses are zeros/ones in order to bring all outputs of the
stages first to high level and then to low level. During the process of turning-
on the outputs to high level, all NMOSs will be turned-off in same time, but
the PMOSs will be turned-on one after another. The similar is happening when
we turn-off all outputs to zero. First the PMOSs will be turned-off and then
the NMOSs from the lowest to the highest stage of the adaptive driver will be
activated with certain delay between. The time needed to switch all the outputs
from low to high voltage level and vice versa is around 3 ns.
In Figure 3.13 we have random input value for the input buses. In the turning-
on process of the outputs of the driver, we always wait all of the NMOSs to be
turned-off, and then we are activating the PMOSs. Every PMOS is activating in
certain time slot, no matter if some of the PMOSs in between are still OFF. The
same situation can be observed when the outputs go from one to zero voltage
level.
The driver was tested under all corners in order to fulfill the requirements
given from the designers. The corner analyses with different working conditions
were done: power supply was swiped from 2.6 V to 5.5 V, temperature was swiped
from -40 ◦C to 175 ◦C. The models variations of the transistors were checked
80 Design of the adaptive digital driver
Figure 3.12: Transient simulation results when the input buses are all ones
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Figure 3.13: Transient simulations when not all the inputs of the input buses are
ones
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Figure 3.14: Corner analysis simulation results under worst case conditions
(Vdd= 2.6 V, Temp=175 ◦C and corner:ss (slow-PMOS, slow-NMOS))
in all four corners: ff, fs, ss, fs, tt. The results from of the corner analysis
under worst conditions are placed in Figure 3.14. The longest delay time to set
all output to high level and vice versa was under these conditions: Vdd = 2.6
V, Temp = 175 ◦C and model corner (ss:slow-PMOS, slow-NMOS). The time
needed to bring all the output to high level and opposite to low level was around
5-6 ns, which is good and is less than 10 ns. The total propagation delay from the
input of the driver until all outputs are set-up, under this worst case conditions
was around 9 ns.
In the next subsection we will describe the implementation of the Level shifter
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block needed to convert the logic level voltages from the Digital control block into
proper voltage levels so that it is possible to drive the buffer stages of the adaptive
Driver block.
3.2 Implementation of the Level Shifter block
In order to be able to drive the inputs buses of the adaptive driver block with
the signals levels from the Digital logic circuit, we have introduced a Level shifter
block which will convert the digital logic levels into higher voltage levels. To do
so, the Level shifter was implemented in a way that first it brings the digital logic
level from 0.9 V to 2.5 V and then from 2.5 V to 5.0 V (or 3.3 V depending on
the supply voltage of the driver circuit). The implementation of two stage level
shifter was necessary because we can’t convert the logic level from 0.9 V to 5 V
domain in one stage, because the 5 V MOSFET devices in the Level shifter has
high input capacitance which will bring big delay. That’s why we first shift the
logic level of 0.9 V to 2.5 V and then with 2.5 V MOSFET devices we drive the
5 V MOSFET in the second stage of the Level shifter.
The Level Shifter basic cell was not designed from scratch, as we did for the
adaptive driver block. Instead an already existing cell was used and adapted to
our needs. Within the adaptation of this block we provided the enable option,
which is coming from the digital control logic block. This enable signal should
enable/disable the converter in a way that when it will be disabled, it must not
consume current at all from the power supply. This means that we need to
provide suitable voltage levels to the inputs of the adaptive driver block in order
to suppress the leakage current if the converter is disabled.
The schematic of the proposed Level shifter block is presented in Figure 3.15.
From the figure we can see that the Level shifter block has two input signal pins
and one for enable. The first part of the schematic is bringing the digital voltage
level from 0.9 V to 2.5 V. The second is used to shift the voltage level of 2.5 V
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Figure 3.15: Schematic diagram of the Level shifter cell used in our design
to 5 V on the output. The two input signals must be inverted which means that,
when one input is high then the other one must be low and vice versa.
This requires additional complementary output buses from the digital control
block, for all output buses. It means that besides the four output buses (PP,
PN, NP, NN 8-bit binary bus) that are send to the adaptive driver, for the Level
shifter we need to provide additional complementary buses (PP compl, PN compl,
NP compl, NN compl). This employs four additional buses to be created in the
Digital control block. There is also another possibility to implement this, by
implementing an inverter inside the Level Shifter block and using only 4 buses
that are coming from the Digital logic block.
From the basic cell from Figure 3.15, a Level shifter bus block with two 8-bits
input buses and two output buses which have also option for enable, was created.
This schematic is presented in Figure 3.16. Here we must mention that we use
only one output bus, depending on which adaptive driver block we are driving.
The test bench that was created to test and verify the Level shifter block
and the adaptive driver together, is presented in Figure 3.17. Besides the normal
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Figure 3.16: Schematic diagram of a Level shifter bus cell with enable option
introduced
functionality check, corners analysis were performed in order to ensure that under
all corner conditions mentioned for the driver block the Level shifter block will
also work correctly. The Level shifter block was also tested separately, but we
will present only the corner simulation results from the test bench where both
blocks were connected together.
In Figure 3.18 we have presented the corner simulation results under different
corner conditions. From the figure we can see that the Level shifter is providing
correct voltages level to the driver under all corners that were setup in the simu-
lation: variation of the models (ss, sf, ff, fs, tt), variations on the driver voltage
supply in the range (2.6 - 5.5) V, variation on the input logic level (0.8 - 1.0)
and variation on the mid-level voltage (first stage in the LS block) for the Level
Shifter block 1.9 V to 2.9 V.
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Figure 3.17: Test bench for the Level shifter block and the Driver block together
3.3 Implementation of the Top Level
After the design of the Adaptive driver block and the Level Shifter block, a test
bench was created in order to check the functionality of these blocks with the
other blocks from the concept. For the top level implementation we used the
second concept, since the second concept showed better performance than the
first one. The test bench for testing the top level implementation is presented In
Figure 3.19. On the test bench we can observe that we have 8 output buses form
the Digital Control block. This is so, because we need two signals for each Level
Shifter, inside the Level Shifter block.
One switching cycle from the transient analysis is presented in Figure 3.20.
From the figure we can see that the adaptive control works also with the imple-
mented blocks, Adaptive Driver block and Level Shifter block. As a future work in
order to complete the concept design would be here to implement VHDL/Verilog
code for the control block on RTL-level and then to do a full system simulation.
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Figure 3.18: Corner simulation results of the level shifter and driver block together
under all corners conditions
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Figure 3.19: Test-bench for checking the functionality of the designed Level
Shifter block and Adaptive driver block and other blocks of Concept 2
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Figure 3.20: Transient simulation results with the implemented block, Level
Shifter and Adaptive driver. External transistors that were used in this simu-
lation were SQ2310 and SQ2315
90 Design of the adaptive digital driver
3.4 Final state machine block for the Digital Logic Con-
trol Block
Out of the Digital control block which was built in Analog description language
(Verilog A), the FSM (final state machine) diagram was developed. It will be
used in the future work to build the Control block on RTL (Register transfer
level) level, as a digital control logic circuit. A simple description of the FSM
states for the second concept investigated in this master thesis work is presented
in Figure 3.21.
As we can see in Figure 3.21, the FSM diagram is organized in several states
which describe the behavior and the actions that are taken on the adaptive driver
block when the PWM signal is coming. We have also implemented a reset state
where we can reset the control and put the converter in reset-mode. The initial
state is active after the reset state of the adaptive control. Then we need to
setup all setting parameters for the certain externals: timings for turning-on/off
the NMOS and the PMOS; programmed dead-dime delay; the strengths for the
drivers at the beginning. State PWM 1 describes the behavior of the control
when the PWM signal is high. That means we need to keep the external PMOS
in ON-state and NMOS in OFF-state. Similar can be said for the state PWM 0
when the PWM signal is low and we need to keep the NMOS active and the
PMOS should be turned-off. The final state machine is the main input for the
digital design of the Control logic block on RTL level.
3.5 EME results review
In order to check and compare the EM-conducted emissions caused by the swit-
ching activity of the Buck converter (where the second concept was implemen-
ted), the switching node voltage was connected to 150 Ω matching network on
the test bench and it was saved for post-processing. Later on, this signal was
post-processed by using MATLAB-EMI Analyzer tool (this tool is internal de-
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Figure 3.21: Simple implementation for the FMS states to describe the Digital
control block of Concept 2
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veloped tool and it is tested according to the methodology described in [25]) .
From this signal the conducted EME was extracted by using a Peak detector in
the range of 150 kHz to 1 GHz.
The results out of the EM-conducted emissions measurements for the adaptive
switching activity and hard-switching activity are presented in Figures 3.22, 3.23
and 3.24 for each different type of external MOSFETs that were used. It is
very interesting to see from these results that we have additional component in
the spectrum for the EM-conducted emissions, when adaptive dv/dt switching
technique is applied. These additional components in the spectrum are caused
by the concept work. It is so, because once the dv/dt control on the slope of
the switching node voltage is achieved, then we are changing the programmed
parameters in every second switching cycle.
If we observe the spectrum in Figures 3.25 and 3.26, then we can see that there
are improvements in reduction of the EM-conducted emissions in the range above
30 MHz . Here at least 5-10 dBµV less conducted emissions, was observed. Due to
the fact that we have reduced the ringing effect by controlling the strengths of the
drivers and providing constant dv/dt control over the switching node voltage, the
reduction of the EM-conducted emissions are much higher in the high frequency
band of the spectrum.
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Figure 3.22: EME results from the switching node voltage Vsw, with hard-
switching and adaptive-switching mode where BSL215C models for external tran-
sistors where used
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Figure 3.23: EME results from the switching node voltage Vsw, with hard-
switching and adaptive-switching mode where SQ2351 and SQ1470 models as
external transistors where used
3.5 EME results review 95
Figure 3.24: EME results from the switching node voltage Vsw, with hard-
switching and adaptive-switching mode where SQ2310 and SQ2315 models as
external transistors where used
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Figure 3.25: EME conducted emissions results coming from the switching node
voltage Vsw, where BSL215C external transistors were used. The observed band
here is from 30 MHz to 1 GHz.
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Figure 3.26: EME conducted emissions results coming from the switching node
voltage Vsw, where SQ2351 and SQ1470 external transistors were used. The
observed band here is from 30 MHz to 1 GHz.
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4 Conclusions
In this master thesis an adaptive control for the slope of the switching node vol-
tage in DC-DC Buck converter was introduced. There were several requirements
given at the beginning. The first requirement was to provide, a dv/dt control
over the slope of the switching node voltage on high switching frequency (1.8
MHz) in Synchronous Buck converter. This was needed in order to control seve-
ral different types of external MOSFETs from different vendors. The reduction
of the conducted emissions was another important requirement here, as well as
the efficiency factor.
The dv/dt control was achieved with adaptive driver which can have different
output strengths for charging and discharging the gates of the external transistors,
controlled by the Digital Control block. This block was modeled in Verilog A.
Two different concepts were investigated. From the proposed concepts, we achi-
eved to get adaptive control over the slope of the switching node voltage of given
external transistors under different load applied.
The second concept had detection of body diode conduction on the external
NMOS. In the same time it adapt the time duration of the body diode conduc-
tion event with a programmed value. The adaptive control that was proposed
is decreasing the conducted emissions, compared with the conducted emissions
generated when the converter was in hard-switching mode. The improvement of
the EME was around from (5–10) dBµV in the range above 30 MHz . An Adap-
tive Driver block and a Level Shifter block were implemented for these concepts.
The implementation of these blocks was verified in order to check if they fulfill
99
100 Conclusions
the given requirements.
Within this master thesis work several improvements were achieved in the
Synchronous Buck converter with respect to EME and efficiency. First of all,
constant dv/dt control over the rising slope of switching node voltage, was achi-
eved. By increasing the rising times of the switching node voltage, we moved the
spectrum’s bounds towards the lower frequency band and thus we reduced the
EME in the higher frequency band. The efficiency was improved by including a
reduction time of the body diode conduction event on the NMOS (at time when
PWM signal goes high).
As a future work, in order to build a Mixed-signal circuit block which will be
responsible for adaptive control of the slope of the switching node on Synchronous
Buck converter, there are few steps that need to be done. For the analog part of
the concept a Layout must be implemented in a certain technology. Then for the
Digital control block, RTL Digital Logic block can be implemented and integrated
within the analog blocks. As a further approach, in order to improve the concept,
a so-called GALS (Global Asynchronous Local Synchronous) approach described
in [26], can be used.
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